Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Run-time mapping algorithm for dynamic workloads using process merging transformations
University of Tehran, .ORCID iD: 0000-0001-5951-9374
University of Tehran, .
University of Amsterdam, Netherlands.
2018 (English)In: Proceedings - 2017 17th International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation, SAMOS 2017, Vol. January, p. 188-195Article in journal (Refereed) Published
Abstract [en]

Exploration of task mappings has an important role to achieve high performance in heterogeneous multi-processor system-on-chip (MPSoC) platforms. The application workloads in modern MPSoC-based embedded systems are becoming increasingly dynamic. Different applications concurrently execute and contend for resources in such systems. In this paper, a run-time algorithm is proposed to analytically evaluate the system throughput of to-be-executed applications (modelled as Kahn Process Networks, KPNs) in order to quickly determine a proper resource binding for these applications. Merging transformations on the KPNs are applied to capture the cases in which the number of processes in the KPN is larger than the number of available processing resources, thereby modeling the effects of binding multiple processes to a single processor. We evaluated our algorithm using a heterogeneous MPSoC system with several applications. Our experimental results revealed that during runtime, the performance of selected mapping with regard to available resources is close to the optimal performance obtained by exhaustive search and simulation. Therefore, the results clearly confirm that our algorithm is effective.

Place, publisher, year, edition, pages
Institute of Electrical and Electronics Engineers Inc. , 2018. Vol. January, p. 188-195
Keywords [en]
Conformal mapping; Fault tolerance; Memory architecture; Merging; Multiprocessing systems; Network architecture; System-on-chip; Systems analysis, Design space exploration; Multiprocessor systems on chips; Performance evaluations; Process merging; Run-time mapping, Embedded systems
National Category
Computer and Information Sciences
Identifiers
URN: urn:nbn:se:ri:diva-67481DOI: 10.1109/SAMOS.2017.8344627Scopus ID: 2-s2.0-85050513019OAI: oai:DiVA.org:ri-67481DiVA, id: diva2:1802961
Available from: 2023-10-06 Created: 2023-10-06 Last updated: 2025-09-23Bibliographically approved

Open Access in DiVA

No full text in DiVA

Other links

Publisher's full textScopus

Authority records

Sinaei, Sima

Search in DiVA

By author/editor
Sinaei, Sima
Computer and Information Sciences

Search outside of DiVA

GoogleGoogle Scholar

doi
urn-nbn

Altmetric score

doi
urn-nbn
Total: 34 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf