Ändra sökning
RefereraExporteraLänk till posten
Permanent länk

Direktlänk
Referera
Referensformat
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Annat format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annat språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf
A performance study of the DDM - a cache-only memory architecture
RISE., Swedish ICT, SICS.
RISE., Swedish ICT, SICS, Computer Systems Laboratory.ORCID-id: 0000-0002-6718-0144
RISE., Swedish ICT, SICS.
1991 (Engelska)Rapport (Refereegranskat)
Abstract [en]

Large-scale multiprocessors suffer from long latencies for remote accesses. Caching is by far the most popular technique for hiding such delays. Caching not only hides the delay, but also decreases the network load. Cache-Only Memory Architectures (COMA), have no physically shared memory. Instead, all the memory resources are invested in caches, resulting in caches of the largest possible size. A datum has no home, and is moved by a protocol between the caches, according to its usage. It might exist in multiple caches. Even though no shared memory exists, the architecture still provides the shared memory view to a programmer. Simulation results from large programs running on 64 processors indicate that the COMA adapts well to existing programs for shared memory. They also show that an application with a poor locality can benefit by adopting to the COMA principle of no home for data, resulting in a reduced execution time of a factor three. In a COMA, a large majority of the misses are invalidation misses, or share misses caused by write-once/read-many behavior, or a producer-consumer relation, i.e. would ben- efit from write broadcast. A new protocol is proposed that behaves like a write-invalidate protocol by default for all data. A reader can detect its need for a write-broadcast behavior for a datum, which it enables by sending a subscribe request for the datum to the writer.

Ort, förlag, år, upplaga, sidor
Swedish Institute of Computer Science , 1991, 1. , s. 17
Serie
SICS Research Report, ISSN 0283-3638 ; R91:17
Nyckelord [en]
Multiprocessor, COMA, hierarchical architecture, hierarchical buses, multilevel cache, shared memory, split-transaction bus, cache coherence, cache-only memory architecture
Nationell ämneskategori
Data- och informationsvetenskap
Identifikatorer
URN: urn:nbn:se:ri:diva-21358OAI: oai:DiVA.org:ri-21358DiVA, id: diva2:1041394
Tillgänglig från: 2016-10-31 Skapad: 2016-10-31 Senast uppdaterad: 2025-09-23Bibliografiskt granskad

Open Access i DiVA

fulltext(1948 kB)129 nedladdningar
Filinformation
Filnamn FULLTEXT01.pdfFilstorlek 1948 kBChecksumma SHA-512
2e9302a178a9d3de5a5ae7c25b905dbebdc23763f0adb78207dc7be49138d3e5e4777e2b51379995d537c21295b57e4d7e5fbf2fbc28f02f9927d45dbec04ca1
Typ fulltextMimetyp application/pdf

Person

Haridi, Seif

Sök vidare i DiVA

Av författaren/redaktören
Haridi, Seif
Av organisationen
SICSComputer Systems Laboratory
Data- och informationsvetenskap

Sök vidare utanför DiVA

GoogleGoogle Scholar
Totalt: 130 nedladdningar
Antalet nedladdningar är summan av nedladdningar för alla fulltexter. Det kan inkludera t.ex tidigare versioner som nu inte längre är tillgängliga.

urn-nbn

Altmetricpoäng

urn-nbn
Totalt: 120 träffar
RefereraExporteraLänk till posten
Permanent länk

Direktlänk
Referera
Referensformat
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Annat format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annat språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf