EnglishSvenskaNorsk
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Circuit modelling of vertical buried-grid SiC JFETs
RISE, Swedish ICT, Acreo.ORCID iD: 0000-0002-9850-9440
RISE, Swedish ICT, Acreo.ORCID iD: 0000-0002-9512-2689
Show others and affiliations
2010 (English)In: Materials Science Forum, ISSN 0255-5476, E-ISSN 1662-9752, Vol. 645-648, p. 965-Article in journal (Refereed) Published
Place, publisher, year, edition, pages
2010. Vol. 645-648, p. 965-
National Category
Computer and Information Sciences
Identifiers
URN: urn:nbn:se:ri:diva-32101OAI: oai:DiVA.org:ri-32101DiVA, id: diva2:1151960
Available from: 2017-10-24 Created: 2017-10-24 Last updated: 2024-04-08Bibliographically approved

Open Access in DiVA

No full text in DiVA

Authority records

Lim, Jang-KwonBakowski, Mietek

Search in DiVA

By author/editor
Lim, Jang-KwonBakowski, Mietek
By organisation
Acreo
In the same journal
Materials Science Forum
Computer and Information Sciences

Search outside of DiVA

GoogleGoogle Scholar

urn-nbn

Altmetric score

urn-nbn
Total: 24 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
v. 2.44.0
|
WCAG