Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Analysis and Experimental Verification of the Influence of Fabrication Process Tolerances and Circuit Parasitics on Transient Current Sharing of Parallel-Connected SiC JFETs
RISE, Swedish ICT, Acreo, Nanoteknologi.ORCID iD: 0000-0002-9850-9440
KTH, Elektrisk energiomvandling.
KTH, Elektrisk energiomvandling.
RISE, Swedish ICT, Acreo, Nanoteknologi.
Show others and affiliations
2014 (English)In: IEEE transactions on power electronics, ISSN 0885-8993, E-ISSN 1941-0107, Vol. 29, no 5, p. 2180-2191Article in journal (Refereed) Published
Abstract [en]

Operation of parallel-connected 4H-SiC vertical junction field effect transistors (VJFETs) from SemiSouth is modeled using numerical simulations and experimentally verified. The unbalanced current waveforms of parallel-connected VJFETs are investigated with respect to the spread in the critical parameters of the device structure and to the influence of the parasitic inductances in the measurement circuit. The device structures are reconstructed based on scanning electron microscopy (SEM) analysis, electrical characterization, and device simulations. The doping concentration and profile depth of a p-grid formed by angular implantation are studied as main contributors that influence the variation of the on-state characteristics, and the threshold voltage of the experimental devices. It has been shown elsewhere that similar differences in p-grid also lead to differences in gate-source breakdown voltage. The switching performance of the parallel-connected JFETs is measured using single and double gate drivers in a double-pulse test and compared with simulations. The switched current and voltage waveforms from measurements are reproduced in simulation by introducing the parasitics. From the analysis, it is found that reasonable differences in doping levels and profiles of the p-grid give rise to significant differences in device parameters. However, even with these parameter differences and circuit asymmetries, it is possible to successfully operate parallel-connected VJFETs of this type.

Place, publisher, year, edition, pages
IEEE , 2014. Vol. 29, no 5, p. 2180-2191
Keywords [en]
Medici, parallel connection, silicon carbide (SiC), vertical junction field effect transistor (VJFET)
National Category
Electrical Engineering, Electronic Engineering, Information Engineering
Research subject
SRA - Energy
Identifiers
URN: urn:nbn:se:ri:diva-27963DOI: 10.1109/TPEL.2013.2281084ISI: 000329991500005Scopus ID: 2-s2.0-84893148878OAI: oai:DiVA.org:ri-27963DiVA, id: diva2:1069806
Funder
StandUpAvailable from: 2014-02-13 Created: 2017-01-30 Last updated: 2018-03-08Bibliographically approved

Open Access in DiVA

No full text in DiVA

Other links

Publisher's full textScopus

Search in DiVA

By author/editor
Lim, Jang-KwonNee, Hans-Peter
By organisation
Nanoteknologi
In the same journal
IEEE transactions on power electronics
Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar

doi
urn-nbn

Altmetric score

doi
urn-nbn
Total: 83 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
v. 2.35.8