EnglishSvenskaNorsk
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Multiprocessor consistency and synchronization thru transient cache states
RISE, Swedish ICT, SICS, Computer Systems Laboratory.ORCID iD: 0000-0002-6718-0144
1991 (English)Conference paper, (Refereed)
Place, publisher, year, edition, pages
1991, 1.
National Category
Computer and Information Science
Identifiers
URN: urn:nbn:se:ri:diva-22881OAI: oai:DiVA.org:ri-22881DiVA: diva2:1042446
Conference
Proceedings of the Workshop on Scalable Shared-Memory Processors, 26-27 May 1990, Seattle, Washington, USA
Available from: 2016-10-31 Created: 2016-10-31 Last updated: 2017-08-03Bibliographically approved

Open Access in DiVA

No full text

Search in DiVA

By author/editor
Haridi, Seif
By organisation
Computer Systems Laboratory
Computer and Information Science

Search outside of DiVA

GoogleGoogle Scholar

CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
v. 2.26.0