Endre søk
RefereraExporteraLink to record
Permanent link

Direct link
Referera
Referensformat
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Annet format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annet språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf
Noodle: A heuristic algorithm for task scheduling in MPSoC architectures
RISE., Swedish ICT, SICS.
RISE., Swedish ICT, SICS.
RISE., Swedish ICT, SICS.ORCID-id: 0000-0002-9431-5139
KTH Royal Institute of Technology, Sweden.
Vise andre og tillknytning
2014 (engelsk)Inngår i: Proceedings - 2014 17th Euromicro Conference on Digital System Design, DSD 2014, Institute of Electrical and Electronics Engineers Inc. , 2014, s. 667-670, artikkel-id 6927309Konferansepaper, Publicerat paper (Fagfellevurdert)
Abstract [en]

Task scheduling is crucial for the performance of parallel applications. Given dependence constraints between tasks, their arbitrary sizes, and bounded resources available for execution, optimal task scheduling is considered as an NP-hard problem. Therefore, proposed scheduling algorithms are based on heuristics. This paper1 presents a novel heuristic algorithm, called the Noodle heuristic, which differs from the existing list scheduling techniques in the way it assigns task priorities. We conduct an extensive experimental to validate Noodle for task graphs taken from Standard Task Graph (STG). Results show that Noodle produces schedules that are within a maximum of 12% (in worst-case) of the optimal schedule for 2, 4, and 8 core systems. We also compare Noodle with existing scheduling heuristics and perform comparative analysis of its performance.

sted, utgiver, år, opplag, sider
Institute of Electrical and Electronics Engineers Inc. , 2014. s. 667-670, artikkel-id 6927309
Emneord [en]
Directed Acyclic Graph (DAG), List Scheduling, Multiprocessor System-on-Chip(MPSoC), Parallel Computing, Algorithms, Application specific integrated circuits, Computational complexity, Directed graphs, Heuristic algorithms, Microprocessor chips, Multiprocessing systems, Multitasking, Optimization, Parallel processing systems, Scheduling, System-on-chip, Comparative analysis, List-scheduling, MPSoC architectures, Multiprocessor system on chips, Optimal schedule, Parallel application, Scheduling heuristics, Scheduling algorithms
HSV kategori
Identifikatorer
URN: urn:nbn:se:ri:diva-46489DOI: 10.1109/DSD.2014.71Scopus ID: 2-s2.0-84928812217ISBN: 9781479957934 (tryckt)OAI: oai:DiVA.org:ri-46489DiVA, id: diva2:1460501
Konferanse
17th Euromicro Conference on Digital System Design, DSD 2014, 27 August 2014 through 29 August 2014
Tilgjengelig fra: 2020-08-24 Laget: 2020-08-24 Sist oppdatert: 2023-05-25bibliografisk kontrollert

Open Access i DiVA

Fulltekst mangler i DiVA

Andre lenker

Forlagets fulltekstScopus

Person

Popov, KonstantinBrorsson, Mats

Søk i DiVA

Av forfatter/redaktør
Popov, KonstantinBrorsson, Mats
Av organisasjonen

Søk utenfor DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric

doi
isbn
urn-nbn
Totalt: 36 treff
RefereraExporteraLink to record
Permanent link

Direct link
Referera
Referensformat
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Annet format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annet språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf
v. 2.45.0