Planned maintenance
A system upgrade is planned for 10/12-2024, at 12:00-13:00. During this time DiVA will be unavailable.
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Noodle: A heuristic algorithm for task scheduling in MPSoC architectures
RISE, Swedish ICT, SICS.
RISE, Swedish ICT, SICS.
RISE, Swedish ICT, SICS.ORCID iD: 0000-0002-9431-5139
KTH Royal Institute of Technology, Sweden.
Show others and affiliations
2014 (English)In: Proceedings - 2014 17th Euromicro Conference on Digital System Design, DSD 2014, Institute of Electrical and Electronics Engineers Inc. , 2014, p. 667-670, article id 6927309Conference paper, Published paper (Refereed)
Abstract [en]

Task scheduling is crucial for the performance of parallel applications. Given dependence constraints between tasks, their arbitrary sizes, and bounded resources available for execution, optimal task scheduling is considered as an NP-hard problem. Therefore, proposed scheduling algorithms are based on heuristics. This paper1 presents a novel heuristic algorithm, called the Noodle heuristic, which differs from the existing list scheduling techniques in the way it assigns task priorities. We conduct an extensive experimental to validate Noodle for task graphs taken from Standard Task Graph (STG). Results show that Noodle produces schedules that are within a maximum of 12% (in worst-case) of the optimal schedule for 2, 4, and 8 core systems. We also compare Noodle with existing scheduling heuristics and perform comparative analysis of its performance.

Place, publisher, year, edition, pages
Institute of Electrical and Electronics Engineers Inc. , 2014. p. 667-670, article id 6927309
Keywords [en]
Directed Acyclic Graph (DAG), List Scheduling, Multiprocessor System-on-Chip(MPSoC), Parallel Computing, Algorithms, Application specific integrated circuits, Computational complexity, Directed graphs, Heuristic algorithms, Microprocessor chips, Multiprocessing systems, Multitasking, Optimization, Parallel processing systems, Scheduling, System-on-chip, Comparative analysis, List-scheduling, MPSoC architectures, Multiprocessor system on chips, Optimal schedule, Parallel application, Scheduling heuristics, Scheduling algorithms
National Category
Engineering and Technology
Identifiers
URN: urn:nbn:se:ri:diva-46489DOI: 10.1109/DSD.2014.71Scopus ID: 2-s2.0-84928812217ISBN: 9781479957934 (print)OAI: oai:DiVA.org:ri-46489DiVA, id: diva2:1460501
Conference
17th Euromicro Conference on Digital System Design, DSD 2014, 27 August 2014 through 29 August 2014
Available from: 2020-08-24 Created: 2020-08-24 Last updated: 2023-05-25Bibliographically approved

Open Access in DiVA

No full text in DiVA

Other links

Publisher's full textScopus

Authority records

Popov, KonstantinBrorsson, Mats

Search in DiVA

By author/editor
Popov, KonstantinBrorsson, Mats
By organisation
SICS
Engineering and Technology

Search outside of DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 31 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf