Endre søk
RefereraExporteraLink to record
Permanent link

Direct link
Referera
Referensformat
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Annet format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annet språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf
A 2-Layer Component-based Architecture for Heterogeneous CPU-GPU Embedded Systems
Mälardalen University, Sweden.
RISE., Swedish ICT, SICS. Mälardalen University, Sweden.ORCID-id: 0000-0002-1512-0844
2016 (engelsk)Inngår i: Information Technology: New Generations / [ed] Shahram Latifi, 2016, 14, Vol. 448, s. 629-639Konferansepaper, Publicerat paper (Fagfellevurdert)
Abstract [en]

Traditional embedded systems are evolving into heterogeneous systems in order to address new and more demanding software requirements. Modern embedded systems are constructed by combining different computation units, such as traditional CPUs, with Graphics Processing Units (GPUs). Adding GPUs to conventional CPU-based embedded systems enhances the computation power but also increases the complexity in developing software applications. A method that can help to tackle and address the software complexity issue of heterogeneous systems is component-based development. The allocation of the software application onto the appropriate computation node is greatly influenced by the system information load. The allocation process is increased in difficulty when we use, instead of common CPU-based systems, complex CPU-GPU systems. This paper presents a 2-layer component-based architecture for heterogeneous embedded systems, which has the purpose to ease the software-to-hardware allocation process. The solution abstracts the CPU-GPU detailed component-based design into single software components in order to decrease the amount of information delivered to the allocator. The last part of the paper describes how the allocation process may be modified using our proposed solution, when applied on a real system demonstrator.

sted, utgiver, år, opplag, sider
2016, 14. Vol. 448, s. 629-639
Emneord [en]
Graphic Processing Unit, Allocation Process, Information Load, Underwater Robot, Component Allocation
HSV kategori
Identifikatorer
URN: urn:nbn:se:ri:diva-24490DOI: 10.1007/978-3-319-32467-8_55Scopus ID: 2-s2.0-84962730953ISBN: 9783319324661 (tryckt)OAI: oai:DiVA.org:ri-24490DiVA, id: diva2:1043574
Konferanse
13th International Conference on Information Technology: New Generations (ITNG 2016), April 11-13, 2016, Las Vegas, USA
Tilgjengelig fra: 2016-10-31 Laget: 2016-10-31 Sist oppdatert: 2023-10-04bibliografisk kontrollert

Open Access i DiVA

Fulltekst mangler i DiVA

Andre lenker

Forlagets fulltekstScopus

Person

Saadatmand, Mehrdad

Søk i DiVA

Av forfatter/redaktør
Saadatmand, Mehrdad
Av organisasjonen

Søk utenfor DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric

doi
isbn
urn-nbn
Totalt: 54 treff
RefereraExporteraLink to record
Permanent link

Direct link
Referera
Referensformat
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Annet format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annet språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf
v. 2.44.0