Change search
Link to record
Permanent link

Direct link
BETA
Alternative names
Publications (3 of 3) Show all publications
Abbaspour Assadollah, S., Saadatmand, M., Eldh, S., Sundmark, D. & Hansson, H. (2016). A Model for Systematic Monitoring and Debugging of Starvation Bugs in Multicore Software. In: Proceedings of the 1st International Workshop on Specification, Comprehension, Testing, and Debugging of Concurrent Programs (SCTDCP 2016): . Paper presented at 1st International Workshop on Specification, Comprehension, Testing, and Debugging of Concurrent Programs (SCTDCP 2016), September 3, 2016, Singapore (pp. 7-11).
Open this publication in new window or tab >>A Model for Systematic Monitoring and Debugging of Starvation Bugs in Multicore Software
Show others...
2016 (English)In: Proceedings of the 1st International Workshop on Specification, Comprehension, Testing, and Debugging of Concurrent Programs (SCTDCP 2016), 2016, p. 7-11Conference paper, Published paper (Refereed)
Abstract [en]

With the development of multicore hardware, concurrent, parallel and multicore software are becoming increasingly popular. Software companies are spending a huge amount of time and resources to nd and debug the bugs. Among all types of software bugs, concurrency bugs are also important and troublesome. This type of bugs is increasingly becoming an issue particularly due to the growing prevalence of multicore hardware. In this position paper, we propose a model for monitoring and debugging Starvation bugs as a type of concurrency bugs in multicore software. The model is composed into three phases: monitoring, detecting and debugging. The monitoring phase can support detecting phase by storing collected data from the system execution. The detecting phase can support debugging phase by comparing the stored data with starvation bug's properties, and the debugging phase can help in reproducing and removing the Starvation bug from multicore software. Our intention is that our model is the basis for developing tool(s) to enable solving Starvation bugs in software for multicore platforms.

National Category
Computer and Information Sciences
Identifiers
urn:nbn:se:ri:diva-28258 (URN)10.1145/2975954.2975958 (DOI)9781450345101 (ISBN)
Conference
1st International Workshop on Specification, Comprehension, Testing, and Debugging of Concurrent Programs (SCTDCP 2016), September 3, 2016, Singapore
Available from: 2017-02-21 Created: 2017-02-21 Last updated: 2019-06-27Bibliographically approved
Saadatmand, M., Hansson, H., Thane, H. & Hänninen, K. (2016). Inadequate Risk Analysis Might Jeopardize The Functional Safety of Modern Systems.
Open this publication in new window or tab >>Inadequate Risk Analysis Might Jeopardize The Functional Safety of Modern Systems
2016 (English)Report (Other academic)
Abstract [en]

In the early 90s, researchers began to focus on security as an important property to address in combination with safety. Over the years, researchers have proposed approaches to harmonize activities within the safety and security disciplines. Despite the academic efforts to identify interdependencies and to propose combined approaches for safety and security, there is still a lack of integration between safety and security practices in the industrial context, as they have separate standards and independent processes often addressed and assessed by different organizational teams and authorities. Specifically, security concerns are generally not covered in any detail in safety standards potentially resulting in successfully safety-certified systems that still are open for security threats from e.g., malicious intents from internal and external personnel and hackers that may jeopardize safety. In recent years security has again received an increasing attention of being an important issue also in safety assurance, as the open interconnected nature of emerging systems makes them susceptible to security threats at a much higher degree than existing more confined products.This article presents initial ideas on how to extend safety work to include aspects of security during the context establishment and initial risk assessment procedures. The ambition of our proposal is to improve safety and increase efficiency and effectiveness of the safety work within the frames of the current safety standards, i.e., raised security awareness in compliance with the current safety standards. We believe that our proposal is useful to raise the security awareness in industrial contexts, although it is not a complete harmonization of safety and security disciplines, as it merely provides applicable guidance to increase security awareness in a safety context.

Publisher
p. 11
Keywords
safety security hazard analysis cyber-security standards
National Category
Engineering and Technology Software Engineering
Identifiers
urn:nbn:se:ri:diva-34285 (URN)
Projects
FIA
Funder
Vinnova
Available from: 2018-07-30 Created: 2018-07-30 Last updated: 2019-06-27Bibliographically approved
Hansson, H. & Jonsson, B. (1990). A logic for reasoning about time and reliability (1ed.). Kista, Sweden: Swedish Institute of Computer Science
Open this publication in new window or tab >>A logic for reasoning about time and reliability
1990 (English)Report (Other academic)
Abstract [en]

We present a logic for stating properties such as, "after a request for service there is at least a 98\045 probability that the service will be carried out within 2 seconds". The logic extends the temporal logic CTL by Emerson, Clarke and Sistla with time and probabilities. Formulas are interpreted over discrete time Markov chains. We give algorithms for checking that a given Markov chain satis- fies a formula in the logic. The algorithms require a polynomial number of arithmetic operations, in size of both the formula and\003This research report is a revised and extended version of a paper that has appeared under the title "A Framework for Reasoning about Time and Reliability" in the Proceeding of the 10thIEEE Real-time Systems Symposium, Santa Monica CA, December 1989. This work was partially supported by the Swedish Board for Technical Development (STU) as part of Esprit BRA Project SPEC, and by the Swedish Telecommunication Administration.1the Markov chain. A simple example is included to illustrate the algorithms.

Place, publisher, year, edition, pages
Kista, Sweden: Swedish Institute of Computer Science, 1990. p. 35 Edition: 1
Series
SICS Research Report, ISSN 0283-3638 ; R90:13
Keywords
Branching time temporal logic, Markov chains, Model checking, Real-time, Reliability
National Category
Computer and Information Sciences
Identifiers
urn:nbn:se:ri:diva-21343 (URN)
Note

Original report number R90013.

Available from: 2016-10-31 Created: 2016-10-31 Last updated: 2019-06-27Bibliographically approved
Organisations
Identifiers
ORCID iD: ORCID iD iconorcid.org/0000-0002-7235-6888

Search in DiVA

Show all publications
v. 2.35.7